## **CLAIMS**

What is claimed is:

1	1.	A computer system comprising:	
2		a plurality of microprocessors, each microprocessor having a cache;	
3		a main memory array, a portion of the main memory array designated as a first-in/first-out	
4	(FIFO	(FIFO) buffer;	
5		a first bridge device coupling the plurality of microprocessors and the main memory array,	
6	the first bridge device at least partially responsible for implementing a cache coherency protocol to		
7	keep t	he cache of each microprocessor and the main memory coherent;	
8	•	a second bridge device coupled to the first bridge device by way of a primary expansion	
9	bus;		
10		a hardware device coupled to the second bridge device by a secondary expansion bus,	
11	wherein the hardware device has a cache memory that duplicates a portion of the FIFO buffer, and		
12	where	in the hardware device cache memory is kept coherent by way of the cache coherency	
13	protocol.		
1	2.	The computer system as defined in claim 1 further comprising:	
2		at least one of the plurality of microprocessors executing a software stream; and	

said software stream configured to pass bytes of information to the hardware device by

only placing the bytes of information in the FIFO buffer.

3

4

1 3. The computer system as defined in claim 2 further comprising said hardware device

2 adapted to poll the cache memory that duplicates portions of the FIFO to check for availability of

- 3 bytes of information from the software stream.
- 1 4. The computer system as defined in claim 1 wherein the FIFO buffer of the main memory
- 2 array further comprises a set of continuously addressed memory locations.
- 1 5. The computer system as defined in claim 4 wherein the FIFO buffer further comprises at
- least one cache line of memory locations.

  1 6. The computer system as defined
  1 128 bytes in length.

  1 7. The computer system as defined
  2 comprises:

3

4

- 6. The computer system as defined in claim 5 wherein the cache line of memory locations is 128 bytes in length.
- 7. The computer system as defined in claim 1 wherein the first bridge device further comprises:
- a first register identifying a beginning location of the FIFO buffer that is duplicated by the cache memory of the hardware device;
- a second register identifying an end location of the FIFO buffer that is duplicated by the cache memory of the hardware device;
- a destination register identifying a location of the hardware device; and
- 8 wherein the first bridge logic, as part of the cache coherency protocol, compares
- 9 transactions to addresses in main memory to the first register and the second register to determine

59448.01/1662 50000 - 15 -

10 if the transaction is directed to a memory location duplicated by the onboard cache memory of the

- 11 hardware device.
- 1 8. The computer system as defined in claim 7 wherein the cache coherency protocol further
- 2 comprises a write-back invalidate cache protocol.
- 1 9. The computer system as defined in claim 7 wherein the first register contains an address of
- 2 a first memory location of the FIFO buffer.
  - 10. The computer system as defined in claim 9 wherein the second register contains an address of a last memory location of the FIFO buffer.
  - 11. The computer system as defined in claim 9 wherein the second register contains an offset representing the number of memory locations a last address of the FIFO buffer resides from the first memory address.
- 1 12. The computer system as defined in claim 1 wherein the second bridge device further
- 2 comprises:

1 2

**1** 3

- a first register identifying a first cached memory address;
- 4 a second register identifying a second cached memory address;
- 5 a third register identifying the hardware device;
- 6 wherein the first and second registers identify a series of continuous memory addresses of
- 7 the main memory cached by the hardware device identified in the third register; and

59448.01/1662 50000 - 16 -

- 8 wherein the second bridge device receives cache coherency protocol messages, compares
- 9 addresses of the cache coherency protocol messages to the first and second registers, and forwards
- the messages to the device identified in the third register.
- 1 13. The computer system as defined in claim 12 wherein the first register contains an address
- 2 of a first memory location of the FIFO buffer.
- 1 14. The computer system as defined in claim 13 wherein the second register contains an
- 2 address of a last memory location of the FIFO buffer.
  - 15. The computer system as defined in claim 13 wherein the second register contains an offset
- 2 representing the number of memory locations a last address of the FIFO buffer resides from the
- 3 first memory address.
- 1 16. The computer system as defined in claim 1 wherein the hardware device coupled to the
- 2 second bridge device by the secondary expansion bus further comprises a hardware device capable
- 3 of bus-mastering the secondary expansion bus.
- 1 17. The computer system as defined in claim 16 wherein the hardware device further
- 2 comprises a network interface card.
- 1 18. The computer system as defined in claim 17 wherein the network interface card further
- 2 comprises a system area network interface card.

59448 01/1662 50000 - 17 -

- 1 19. The computer system as defined in claim 18 wherein the system area network interface
- 2 card further comprises an Infini Band compatible interface card.
- 1 20. The computer system as defined in claim 17 wherein the network interface card further
- 2 comprises a storage area network interface card.
- 1 21. The computer system as defined in claim 20 wherein the network interface card further
- 2 comprises a Fibre Channel compatible interface card.
  - 22. The computer system as defined in claim 16 wherein the hardware device further comprises a graphics adapter.
  - 23. The computer system as defined in claim 16 wherein the hardware device further comprises an audio input/output card.
- 1 24. The computer system as defined in claim 16 wherein the hardware device further
- 2 comprises a mass storage device.
- 1 25. The computer system as defined in claim 24 wherein the mass storage device further
- 2 comprises a hard drive.

- 18 -

- 1 26. The computer system as defined in claim 24 wherein the mass storage device further
- 2 comprises a compact disk drive.
- 1 27. The computer system as defined in claim 1 wherein the cache memory that duplicates a
- 2 portion of the FIFO memory in the hardware device further comprises a random access memory
- 3 configured to operate as the cache memory.
- 1 28. The computer system as defined in claim 1 wherein the cache memory that duplicates a
- 2 portion of the FIFO memory in the hardware device further comprises a series of hardware
- 3 registers.
  - 29. A method of notifying a hardware device in a computer system that information from a
  - software stream executed by a microprocessor is available in a main memory array first-in/first-out
  - (FIFO) buffer, the method comprising:
  - allowing the hardware device to participate in a coherency domain of the computer system
  - by the hardware device having a coherent cache memory duplicating a cache line of the FIFO
- 6 buffer;
- 7 writing information to the cache line of the FIFO buffer by the software stream; and
- 8 notifying the hardware device that the information is available in the FIFO buffer by
- 9 invalidating the duplicate copy of the cache line of the FIFO buffer in the onboard cache memory
- 10 of the hardware device.

59448.01/1662 50000 - 19 -

- 1 30. The method as defined in claim 29 wherein writing information to the cache line of the
- 2 FIFO buffer by the software stream further comprises:
- 3 requesting exclusive ownership of the cache line by a microprocessor executing the
- 4 software stream;
- 5 granting exclusive ownership of the cache line to the microprocessor by a cache coherency
- 6 system; and
- 7 writing the cache line once exclusive ownership of the cache line is granted to the
- 8 microprocessor.
  - 31. The method as defined in claim 30 wherein notifying the hardware device that the
  - information is available in the FIFO buffer further comprises invalidating the duplicate copy of the
  - cache line in the cache memory of the hardware device substantially simultaneously with the
  - granting exclusive ownership step.
  - 32. The method as defined in claim 31 wherein invalidating the duplicate copy of the cache
- 2 line further comprises sending an invalidation message from the cache coherency system to the
- 3 hardware device to invalidate the copy of the cache line in the cache memory of the hardware
- 4 device.
- 1 33. The method as defined in claim 29 further comprising obtaining a copy of the cache line by
- 2 the hardware device after receiving the invalidation command.

- 1 34. The method as defined in claim 33 wherein obtaining a copy of the cache line by the
- 2 hardware device further comprises:
- arbitrating by the hardware device for mastership of a secondary expansion bus; and
- 4 reading the cache line of the FIFO buffer into the cache memory.
- 1 35. The method as defined in claim 29 further comprising transferring response information
- 2 from the hardware device to the software stream by the hardware device writing the response
- 3 information to a second first-in/first-out (FIFO) buffer in the main memory array.
  - 36. The method as defined in claim 29 wherein notifying the hardware device that the information is available further comprises:
    - polling by the hardware device of the cache memory; and
  - receiving notification that the information is available in the FIFO buffer based on the hardware device sensing that the cache line of the FIFO buffer in the cache is invalid.
  - 37. A method of transferring data between a software program executed on a microprocessor
- 2 and a hardware device coupled to an expansion bus in a computer system, the method comprising:
- 3 providing an exchange buffer in main memory;
- 4 providing a duplicate copy of at least part of the exchange buffer in the hardware device;
- writing data by the software program into the exchange buffer, making the data in the
- 6 exchange buffer different than the duplicate copy of the exchange buffer in the hardware device;
- 7 invalidating the duplicate copy of the at least part of the exchange buffer in the hardware
- 8 device; and

2

1

9 reading the exchange buffer contents by the hardware device responsive to the invalidating 10 step.

1 38. The method of transferring data between a software program and a hardware device in a

computer system as defined in claim 37 wherein providing an exchange buffer in main memory

3 further comprises designating a portion of the main memory as a first-in/first-out (FIFO) buffer.

39. The method of transferring data between a software program and a hardware device in a computer system as defined in claim 38 wherein designating a portion of the main memory as a FIFO buffer further comprises designating a set of continuous memory addresses as the FIFO buffer.

- 40. The method of transferring data between a software program and a hardware device in a computer system as defined in claim 37 wherein providing a duplicate copy of at least part of the exchange buffer in the hardware device further comprises providing a cache memory local to the hardware device that duplicates the at least part of the exchange buffer.
- 1 41. The method of transferring data between a software program and a hardware device in a 2 computer system as defined in claim 37 wherein writing data by the software program into the
- 4 copying data from the exchange buffer into a cache of the microprocessor;
- writing data to the copy of the exchange buffer in the cache of the microprocessor by the software program; and

59448,01/1662 50000 - 22 -

exchange buffer further comprises:

7

8

1

2

5

7 writing the data from the microprocessor cache to the exchange buffer in main memory 8 consistent with a cache coherency protocol.

- 42. The method of transferring data between a software program and a hardware device in a computer system as defined in claim 41 wherein writing the data from the microprocessor cache to the exchange buffer in main memory consistent with a cache coherency protocol further comprises 3 4 writing the data from the microprocessor cache to the exchange buffer consistent with a write-back
  - 43. The method of transferring data between a software program and a hardware device in a computer system as defined in claim 41 wherein writing the data from the microprocessor cache to the exchange buffer in main memory consistent with a cache coherency protocol further comprises writing the data from the microprocessor cache to the exchange buffer consistent with a writethrough cache coherency protocol.
  - 44. A computer system comprising:

cache coherency protocol.

- 2 a microprocessor means for executing software programs, the microprocessor means 3 having a cache means;
- 4 a main memory means for providing program and data storage, a portion of the main 5 memory means designated a buffer means for providing data exchange;
  - a first bridge means for coupling the microprocessor means and the main memory means, the first bridge means also for implementing at least a portion of a cache coherency protocol to keep the cache means and the main memory means coherent;

- 23 -59448.01/1662.50000

10

11

12

13

14

15

a second bridge means for providing protocol translation between a first communication bus means and a second communication bus means, the first communication bus means for coupling the first bridge means to the second bridge means; and

a hardware device means for providing hardware specific tasks, the hardware device means coupled to the second bridge means by the second communication bus means, wherein the hardware device means has an cache memory means for duplicating a portion of the buffers means, and wherein the cache memory means is kept coherent by way of the cache coherency protocol.

- 1 45. The computer system as defined in claim 44 wherein the buffer means further comprises a first-in/first-out (FIFO) buffer.
  - 46. The computer system as defined in claim 44 wherein the FIFO buffer of the main memory means further comprises a set of continuously addressed memory locations in the main memory means.
- 1 47. The computer system as defined in claim 46 wherein the FIFO buffer further comprises at
- 2 least one cache line of memory locations.
- 1 48. The computer system as defined in claim 47 wherein the cache line of memory locations is
- $2 2^{N}$  bytes in length, where N is an integer.
- 1 49. The computer system as defined in claim 44 wherein the first bridge means further
- 2 comprises:

59448 01/1662 50000 - 24 -

- a first register means for storing an indication of a beginning location of the buffer means
- 4 that is duplicated in the cache means of the hardware device means;
- 5 a second register means for storing an indication of an end location of the buffer means that
- 6 is duplicated in the cache means of the hardware device means;
- 7 a destination register means for storing an address identifying a location of the hardware
- 8 device means; and
- 9 wherein the first bridge means, as part of the cache coherency protocol, compares
- transactions to addresses in the main memory means to the first register means and the second
  - register means to determine if the transaction is directed to a memory location cached by the
  - hardware device means.
    - 50. The computer system as defined in claim 49 wherein the cache coherency protocol further
- 2 comprises a write-back invalidate cache protocol.
  - 51. The computer system as defined in claim 49 wherein the first register means contains an
- 2 address of a first memory location of the buffer means.
- 1 52. The computer system as defined in claim 51 wherein the second register means contains an
- 2 address of a last memory location of the buffer means.
- 1 53. The computer system as defined in claim 51 wherein the second register means contains an
- 2 offset representing the number of memory locations a last address of the buffer means resides from
- 3 the first memory address.

59448.01/1662 50000 - 25 -

- 1 54. The computer system as defined in claim 44 wherein the second bridge means further 2 comprises:
- 3 a first register means for storing a value identifying a first cached memory address;
- 4 a second register means for storing a value identifying a second cached memory address;
- 5 a third register means identifying the hardware device means;
- 6 wherein the first and second register means identify a series of continuous memory 7 addresses of the main memory means duplicated by the hardware device means; and

wherein the second bridge means receives cache coherency protocol messages, compares addresses of the cache coherency protocol messages to the values in the first and second registers means, and forwards the messages to the device identified in the third register if the addresses fall within the values.

- 55. The computer system as defined in claim 54 wherein the first register means contains an address of a first memory location of the buffer means.
- 1 56. The computer system as defined in claim 55 wherein the second register means contains an
- 2 address of a last memory location of the buffer means.
- The computer system as defined in claim 55 wherein the second register means contains an 1 57.
- 2 offset representing the number of memory locations a last address of the buffer means resides from
- 3 the first memory address.

- 1 58. The computer system as defined in claim 44 wherein the software stream executed by the
- 2 microprocessor means is configured to pass bytes of information to the hardware device means by
- 3 only by placing the bytes of information in the buffer means.
- 1 59. The computer system as defined in claim 45 further comprising said hardware device
- 2 means adapted to poll the cache means that duplicates the portion of the buffer means to check for
- 3 availability of bytes of information from the software stream.
- 1 60. The computer system as defined in claim 44 wherein the hardware device means coupled to
  - the second bridge means by the second communication bus means further comprises a hardware
  - device capable of bus-mastering the second communication bus means.
- 61. The computer system as defined in claim 60 wherein the hardware device further
  - comprises a network interface card.
- 1 62. The computer system as defined in claim 61 wherein the network interface card further
- 2 comprises a system area network interface card.
- 1 63. The computer system as defined in claim 62 wherein the system area network interface
- 2 card further comprises an Infini Band compatible device.
- 1 64. The computer system as defined in claim 61 wherein the network interface card further
- 2 comprises a storage area network interface card.

59448 01/1662 50000 - 27 -

- 1 65. The computer system as defined in claim 64 wherein the storage area network interface
- 2 card further comprises a Fibre Channel compatible device.
- 1 66. The computer system as defined in claim 60 wherein the hardware device further
- 2 comprises a graphics adapter.
- 1 67. The computer system as defined in claim 60 wherein the hardware device further
- 2 comprises an audio input/output card.
  - 68. The computer system as defined in claim 60 wherein the hardware device further
  - comprises a mass storage device.
  - 69. The computer system as defined in claim 68 the mass storage device further comprises a
  - hard drive.
- 1 70. The computer system as defined in claim 68 the mass storage device further comprises a
- 2 compact disk drive.
- 1 71. The computer system as defined in claim 44 wherein the cache memory means for
- 2 duplicating a portion of the buffer means in the hardware device means further comprises a random
- access memory configured to operate as a cache memory.

59448 01/1662 50000 - 28 -

- 1 72. The computer system as defined in claim 44 wherein the cache memory means for
- duplicating a portion of the buffer means in the hardware device means further comprises a series
- 3 of hardware registers configured to operate as a cache memory.